git: Ignoring correct hdl files
ejercicio_6: Including accidental forgotten vhdl file
ejercicio_6: Changing uart to be at 115200 baudrate and chagning vhdl logic to return a dynamic result
ejercicio_6: Finally succeeded on the XOR logic