[verilog] fix missing verilog make file