Moved clockdiv8 check to fuses module
Added new headers to test harness folder
Added STRNCPY generic macro to memory placement
LLAP uses generic STRNCPY macro
SW serial copes with FCPU division