Issue #161: Add VHDL sample module to allow mixed language tests