Adds Verilog Project to projects