Clock counter on channel 8.
Increased delay to 32bits.

This required some extra space on the FPGA. For that, I disabled
some of the clock generators.