basic implementation of structure of reconfigurable PLL on artix-7 fpga
fix dots on sci num controller
testbench fix