bla bla I opened modelsim
actually connected busy signal
fixed timing of shift_in
added testbench which combines master and slave
master-slave modelsim simulation