Update spi-zynq-qspi.c

The 2-bit qspi.Config_reg[FIFO_WIDTH] register field must always be 2'b11 (Xilinx UG585 v1.6 p1437)