added controller_tb, and started linting and debugging controller implementation.
Testbench:
Now self-checking for clock gating and matrix_addr and shift.

Controller:
Fixed bugs for mux_out_app and shift, iteration handling and
in general both iterating states. msg_wr_addr is now also handled, fixed
msg_rd_addr.
Added signals used for debugging of variables in modelsim.