SOme projects I did for a course in VHDL & Verilog