MIPS VHDL w/ ORI Instruction
MIPS Testbench w/ ORI Instruction