1. For mux inference, Verilog backend is modified 2. Fix delay calculations