[verilog mode] Minor indentation fix, added indentation tests

I fixed a minor indentation issue that was reported, and added some tests for indentation that I didn't include with my initial rewrite of the verilog mode.