Consolidated logic for determining if vector instructions are supported