Fix Verilog output for SInt >> UInt