add auxiliary header with FPGA and UART signals
change to larger LX9 FPGA
add external clock option