3001 project Verilog