first version of Avalon chip configuration