split clock for ACP to retain 50MHz clk and have mem interface 25MHz