Learning  to design a RISC cpu, using verilogHDL.