A multi-cycle CPU design, Quartus platform, Verilog HDL