Developed in Xilinx. My FPGA Lab Task. Not much narrative but still understandable.