fix clock plumbing to VIC-IV
try generating clocks from dotclock instead of dividing pixelclock
to see if that gets critical path analysis happening for cpuclock
and ioclock regions.
make debug output more useful.
update test bench for new clock arrangement.
delay CPU writes in RMW and store instructions by a cycle to
improve timing.