Ignore Ram verilog components.
Generate RAM module.