This is the second and third part of the Digital System Laboratory coded in Verilog. It contains a single cycle Von-Neuman processor that interfaces with multiple peripherals based on