Switch to obtaining core and thread information from CP0 register 15
shadow registers 6 and 7 to allow us to implement standard features for 1
and 2 at a later date.

This change is known to work with CHERI bitfiles
20140701-cheri-fpu-de4-jdw57.sof and later.