Fixed timing issue with UART rdy signal
Merge branch 'master' of https://github.com/Mw1993/secretRepositoryOfSecrets