sb_test_case1模拟通过
增加了sat bin的test_case2
Merge branch 'master' of https://github.com/cchhnnkk/sat_bin_verilog.git

Conflicts:
	sim/Session.vim
	sim/vlog_mtime.db