Add timer to FPGA design. Connect its interrupt output to IRQ input on Zynq processing system.