don't check assertions during reset in Verilog backend
add assertion check option
Merge pull request #252 from ucb-bar/fixassert

Fixes and enhancements to asserts