Reset the verilog files to combinational logic