Made Verilog target for Zedboard