Use simpler hamming distance function (I'm not sure this will pass timing...)
Small tidy up for adding stack module
Iterative python version, start of verilog implementation to match
Verilog does not fucntion (may not build)