Labs 1,2 & 3

Verilog files, simulation outputs and RTL maps for Labs 1,2, & 3