BusWires back to net because it's an output of the mux
Added more default values in always block
Changed type of Clear to net and assigned Done to it
Added missing EOL char
Wrote signals for time step 2
Made AddSub a reg because we set its value in the always block
Added default value for AddSub in always block