Commit a Verilog style testbench and modified fetch stage control signal to enable_update &  enable_fetch