fix SPI speed for MZ

The MZ by default has a divide by 2 on the peripheral clock which effects the SPI BRG calculations differently than the MX which is a divide by 1 on the peripheral clock. Instead of basing the BRG calculations on FCPU, base it on the more appropriate peripheral clock speed.