addint top level module to test pasrt of ddr controller