Altered SIMD lane generation to load different mem init files.

This is an *UGLY* hack, due to Verilog's limits.
Will only work for 1 to 9 lanes inclusive.
Append ".[1-9]" at end of mem init filename
Modelsim will fail silently if you don't, but Quartus won't.