Change DSO_dig to System Verilog and instantiate SPIMaster
Make synthesis happy
Partially finish HW5