Initial, working implementation

* Some code clean-up is still required
* Precision should be more rigorously checked
* Further pipelining might be possible
* Investigate replacing the multiplier
* Pipeline the corrections array, currently an async RAM

Folder hierarchy is from Xilinx Planahead. Nexys 3 UCF included,
but no project files.