Lowered SPI clock divider to increase SPI speed by factor 4