SV: Add support for var decls in unnamed begin/end blocks.

SystemVerilog allows variables to be declared in unnamed begin/end
blocks. This patch adds support for this functionality.