Support both big endian and little endian in cpu0 Verilog, elf2hex and lld