Added default state to bus controller state machine to fix some synthesis inferred latch warnings. System testbench looks OK.