Zeroing the contents of all SIMD registers before each handler launch (avoid CPU state transition penalties from previous benchmarks)