Update Base Verilog File
Merge pull request #1 from wileduett/patch-1

Update Base Verilog File