Add Flash board tcl scripts and constraints. The top-level Flash tcl
script correctly generates a compatible Flash FPGA image and SDK package.
Caveats:
  * CAN is still untested
  * FPGA interface to AD9364 is untested
  * DDR3 clock is limited to 400MHz (should be 533) for stability