Added verilog files for a demo testbench
Debugging for adder trees
Minor updates