First commit for simulation branch
kestrel_top.v is the top level TB file
All others are design sources that need to be added to the Xilinx project
Tested for basic sorting test cases