minor changes to the uart module to reduce Xilinx warnings