Fixed Verilog pre-processor for files with no trailing newline