z-buffering math works in simulation. Need logic in frame buffer and then test in FPGA