plddr3: Sync adc_wcnt_int to adc_wr and fix adc_dwr pulse width

The adc_wcnt_int must be synchronized to adc_wr. The adc_dwr signal pulse width was to long,
it needs to be just one adc_clk cycle.